Digital logic design tool and simulator
education simulator fpga vhdl logic circuits verilog circuit digital-logic logisim digital-circuit digital-circuits timing-diagram digital-logic-design logisim-evolution
- Updated
Aug 10, 2026 - Java
digital-logic-design - 技术专题
相关标签
Here are 213 public repositories matching this topic...
30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills and simulate your designs. Let's code and conquer circuits!
verilog vlsi 30daysofcode 30-days-of-code digital-logic-design verilog-programs digitalcircuit verilog-project rtl-design rtl-coding
- Updated
Sep 30, 2023
Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!
- Updated
Apr 11, 2026 - Rust
FAST NUCES Karachi - BSCS Second Semester Repository | Access notes, assignments, past papers, & more. For queries or suggestions, contact [email protected].
- Updated
Jun 12, 2026 - C++
A Python-based HDL and framework for silicon-based witchcraft
- Updated
Jul 14, 2026
Composable digital logic simulation in Rust!
- Updated
Nov 30, 2020 - Rust
A digital logic simulator built using C# and Avalonia UI. Allows for generation of complete simulatable circuits from user prompts and images of circuit diagrams.
csharp circuit-simulator avalonia logic-circuit-simulator circuit-analysis digital-logic-design digital-logic-simulator sketch-to-simulation
- Updated
Jul 22, 2026 - C#
透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。
fpga digital vhdl verilog learn xilinx digital-logic systemverilog hdl verilog-hdl xilinx-fpga xilinx-vivado digital-logic-design altera-fpga altera-cyclone-v-sockit altera-cyclone-iii-de0 altera-quartus soc-kit altera-cyclone vhdl-verilog
- Updated
Oct 25, 2023 - Verilog
Digital Logics Studio is where AI meets web to design, simulate, and simplify the future of digital circuits
- Updated
Aug 10, 2026 - JavaScript
CSC302: Digital Logic Design and Analysis [DLDA] & CSL301: Digital System Lab [DS Lab] | SE Semester III | Computer Engineering
computer-science engineering vhdl computer-engineering textbooks boolean-algebra digital-systems study-materials digital-electronics digital-logic-design vhdl-coursework university-of-mumbai digital-system-design digital-logic-design-lab ameythakur amey megasatish reference-books ameyarc amey-thakur
- Updated
Aug 10, 2026
DLD Project - A simple vending machine simulation with Verilog (Spring 2024)
- Updated
Jan 1, 2025 - Verilog
A professional logic gate simulator built with React, featuring drag-and-drop gates, wire connections, real-time evaluation, truth table generation, and circuit save/load.
- Updated
Apr 25, 2026 - JavaScript
BS AI FAST NUCES Coursework material from 2022 - 2026. Access Course Outlines, Books, and Slides with ease.
nlp computer-science machine-learning ai computer-vision operating-system artificial-neural-networks recommender-system entrepreneurship programming-fundamentals database-systems coal data-structures-and-algorithms digital-logic-design fast-nu generative-ai fast-nuces genai agentic-ai ppit
- Updated
Jun 28, 2026 - Jupyter Notebook
Digital Logic Gate Simulator powered by React and WebGPU
react javascript flux typescript simulator webpack binary shaders logic webassembly wasm circuit-simulator logic-gates boolean-algebra logic-gate-simulator webgpu gates digital-logic-design
- Updated
Feb 23, 2026 - TypeScript
This repository contains all major projects completed as part of the EECS 4612: Digital VLSI Design course at York University. The projects showcase the complete ASIC design flow — from RTL design to GDSII layout — using industry-grade tools like Cadence Genus, Innovus, and Virtuoso.
verilog semiconductor-physics genus custom-layout virtuoso digital-logic-design static-timing-analysis vlsi-design asic-design rtl-design innovus standard-cells eda-tools rtl-verification cmos-design rtl-to-gdsii cadence-tools
- Updated
Jul 12, 2025 - Verilog
🎓💻All of my projects at University of Tehran
computer-graphics university-project cad artificial-intelligence operating-system computer-architecture compiler-design advanced-programming introduction-to-programming computer-networks digital-logic-design probability-and-statistics signal-system digital-logic-design-lab
- Updated
Aug 11, 2024
VLSI Design - Autumn Semester 2022 - Indian Institute of Technology Bombay
- Updated
May 10, 2023 - VHDL
🚗 A Car Parking Simulator made in LogicWorks 5 as a final project for the course "Digital Logic Design (EE227)"
signals mux open-source-project car-park decoders clock-synchronization carpark carparking carparkingsystem dld digital-logic-design car-controller car-counter car-parking-simulator car-park-controller car-parking switch-programming parking-plaza
- Updated
Jan 30, 2025